

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L3	0	(((((direct near3 memory near3 access) DMA) with (latch register))) same (FIFO with (state adj2 machine))) and CPU and (mux multiplex\$2) and (DSP (signal adj2 processor)) and (ping adj2 pong adj3 memor\$3))	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 14:50
L4	6	(((((direct near3 memory near3 access) DMA) with (latch register))) same (FIFO with (state adj2 machine))) and CPU and (mux multiplex\$2) and (DSP (signal adj2 processor))	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 14:50
L5	4	14 and "710"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 14:51
L6	0	14 and "711"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 14:56
L7	1	14 and "712"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 14:59
L8	0	14 and "718"/\$.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:00
L9	0	14 and 718/100.cccls	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:00
L10	0	14 and 718/101.cccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:00
L11	0	14 and 718/105.cccls	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:01
L13	0	14 and 718/100.cccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:04

L14	0	14 and 711/100.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:05
L15	0	14 and 710/1.ccls.	US-PGPUB; USPAT; EPO, JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:05
L16	52	(((direct near3 memory near3 access) DMA) with (latch register))) same (FIFO with (state adj2 machine))	US-PGPUB; USPAT; EPO; JPO; DERWENT ; IBM_TDB	OR	ON	2005/02/16 15:10



US Patent & Trademark Office

[Subscribe \(Full Service\)](#) [Register \(Limited Service, free\)](#) [Login](#)

Search: The ACM Digital Library The Guide

((((direct <near/3> memory <near/3> access) or DMA) <pa

THE ACM DIGITAL LIBRARY



Terms used

direct near/3 memory near/3 access or DMA paragraph latch or register paragraph FIFO paragraph state near/2 machine ar

Sort results by

Save results to a Binder

Display results

Search Tips

Open results in a new window

Results 1 - 20 of 200

Result page: **1** [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

1 [A decade of reconfigurable computing: a visionary retrospective](#)

R. Hartenstein

March 2001 **Proceedings of the conference on Design, automation and test in Europe**

Full text available: [pdf\(768.00 KB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

2 [Coarse grain reconfigurable architecture \(embedded tutorial\)](#)

Reiner Hartenstein

January 2001 **Proceedings of the 2001 conference on Asia South Pacific design automation**

Full text available: [pdf\(167.05 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The paper gives a brief survey over a decade of R&D on coarse grain reconfigurable hardware and related compil
reconfigurable computing.

3 [Data and memory optimization techniques for embedded systems](#)

P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vandercappelle, P. G. Kjeldsberg
April 2001 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 6 Issue

Full text available: [pdf\(339.91 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present a survey of the state-of-the-art techniques used in performing data and memory-related optimization
at the memory subsystem, and impact one or more out of three important cost metrics: area, performance, and
architecture-independent optimizations in the form of code transformations. We next cover a broad spectrum of

Keywords: DRAM, SRAM, address generation, allocation, architecture exploration, code transformation, data car
customization, memory power dissipation, register file, size estimation, survey

4 [A parallel embedded-processor architecture for ATM reassembly](#)

Richard F. Hobson, P. S. Wong

February 1999 **IEEE/ACM Transactions on Networking (TON)**, Volume 7 Issue 1

Full text available: [pdf\(331.21 KB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

Keywords: ATM, embedded systems, medium access control, segmentation and reassembly

5 The use of a meta-assembler to design an M code interpreter on AMD2900 chips

Stanley Habib, Xue-Liang Yang

December 1981

Proceedings of the 14th annual workshop on Microprogramming

Full text available:  pdf(960.39 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index](#)

There have been several machine designs using microprogrammed control which interpretively execute intermediate announced Modula language uses M code as an intermediate language. This paper describes how an AM-DAM2900 microcontrol is microprogrammed using the standard AMD AM2900 microfunctions to execute the M

6 altPm: a strategy for integrating IP with ATM

Guru Parulkar, Douglas C. Schmidt, Jonathan S. Turner

October 1995

ACM SIGCOMM Computer Communication Review , Proceedings of the conference on computer communication, Volume 25 Issue 4

Full text available:  pdf(1.17 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

This paper describes research on new methods and architectures that enable the synergistic combination of IP based on an ATM core and a set of tightly coupled general-purpose processors. This altPm (pronounced "IP on AT congestion control, routing, resource management, and packe ...

7 Experience Using Multiprocessor Systems—A Status Report

Anita K. Jones, Peter Schwarz

June 1980 **ACM Computing Surveys (CSUR)**, Volume 12 Issue 2

Full text available:  pdf(4.48 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

8 Pen computing: a technology overview and a vision

André Meyer

July 1995

ACM SIGCHI Bulletin, Volume 27 Issue 3

Full text available:  pdf(5.14 MB)

Additional Information: [full citation](#), [abstract](#), [citations](#), [index](#)

This work gives an overview of a new technology that is attracting growing interest in public as well as in the con use of a pen or pencil as the primary means of interaction between a user and a machine, picking up the familiar that will be analyzed and put into context with other emerging technologies and visions. Starting with a short hist

9 Using the Alfa-1 simulated processor for educational purposes

Gabriel A. Wainer, Sergio Daicz, Luis F. De Simoni, Demian Wassermann

December 2001

Journal on Educational Resources in Computing (JERIC), Volume 1 Issue.4

Full text available:  pdf(238.65 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

Alfa-1 is a simulated computer designed for computer organization courses. Alfa-1 and its accompanying toolkit are extending existing components. The DEVS formalism is used to model individual components and to integrate them into a computer's architecture. We introduce Alfa-1 and the toolkit, show how to extend existing components, and describe how to use them in computer organization courses.

Keywords: DEVS formalism, modeling computer architectures, systems specification

10 Fast detection of communication patterns in distributed executions

Thomas Kunz, Michiel F. H. Seuren

November 1997

Proceedings of the 1997 conference of the Centre for Advanced Studies on Collaboration

Full text available:  pdf(4.21 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

Understanding distributed applications is a tedious and difficult task. Visualizations based on process-time diagrams can help to detect communication patterns in distributed executions. This paper presents a tool that can be used to detect such patterns.